A 4-bit shift register that receives 4 bits of parallel data will shift to the ________ by ________ position for each clock pulse.

A 4-bit shift register loaded in parallel still shifts one bit position for each clock pulse once placed in shift mode. Under the convention used in the question, it shifts one position to the right per clock.